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Introduction In the last twenty-five years single event effects (SEE) have become a major concern for the operators of microelectronic 'devices in elevated radiation environments, as is the case for orbital or high altitude electronic system.. The extremely high density of electron-hole pairs created along the path of an incident high-energy ion strike distorts the electric fields in a semiconductor device in a manner which extends the depletion region well into the substrate of the device. This .in turn causes large amounts of charge to be collected from a relatively long section (on the order of tens of micrometers) of that path via both drifi and diffusive collection mechanisms. This is the well-known "fimnel effect" first described nearly twenty years ago [1] and illustrated in Fig. 1a. At the circuit level this ion-induced charge can cause various problems including a change of memory state (single event upset or SEU), latchup (SEL) or even permanent damage ("hard' failures) such as gate rupture (SEGR)
. [3] . In these technologies the active regions of the semiconductor are fabricated in a thin, top layer of silicon which is separated from the silicon substrate by a buried insulating layer, most commonly silicon dioxide (sapphire is also used). [5] .
A very popular and efllcient method of "hardening" semiconductors against SEE is to reduce the volume fi-om which ion-induced charge can be collected through the use of silicon-on-insulator (S01) technologies
Unfortunately, a bipolar charge amplification mechanism (illustrated in Fig. 2b 
Body Effect or FBE) and forward bias the inherent lateral parasitic BJT (n-source/p-body/ndrain). This bipolar effect will amplifi the charge collected at the drain by an amount equal to the current gain~of the parasitic BJT (i.e., Q.= (1+ fl)Qi where Q, is the charge collected at the drain and Q is the charge induced by the incident ion). /? increases with decreasing channel length, to the point that very short SOI transistors could be more sensitive
to SEU than bulk devices [3] . 
swept from accumulation to depletion (negative to positive for n-channel transistors) at different drain biases (J''&). The lowest V~~for which 1A remained high at zero gate voltage was considered the SES threshold voltage ( VA@ 'ES)). Systematic measurements of ioninduced snapback threshold drain voltage as a finction of body width were made on the Sandia nuclear microprobe by sc&ning focused 35 MeV Cl+bor 40 MeV CU+7ions over the device under test while monitoring the drain power supply current. In additional experiments, 1~and body (lb) ion-induced transients from 28 MeV Si+s or 40 MeV CU+7 impacts were simultaneously recorded using our time-resolved-ibicc (TRIBICC) system with a 1-GHz TEK680 digitizer (9). This system allows us to scan the ion beam over the FET and collect up to 64x64 point maps of device response while minimizing damage to the active region by (1) storing one complete transient per ion strike, and (2) deflecting the beam away during the period the system requires to digitize and store each transient (-O. 1 to 1s).

D. Simulations Simulations were performed using the three-dimensional device/circuit simulator Davinci (1 O). Simulations of both transistor response and circuit level SEU have been performed. An impact-ionization model is included in Davinci; its impact upon results was tested by
performing some simulations both with and without the model active. Fig. 4 . 
Results and Discussions
Results of the SES drain voltage (Vd@,E$)) threshold measurements are shown in
Included are plots of the measured
